A Time-Domain Synthesis Method for Breaking Capacity Test Circuit[J]. High voltageapparatus, 1990, (4): 3-11.DOI:
断流能力试验回路的时域综合
摘要
本文介绍按IEC标准所规定的TRV(瞬态恢复电压)要求
确定断流能力试验回路拓扑结构及元件参数的对域综合法
利用这一技术获得了大容量试验室中常用的一些开断试验回路。
Abstract
This paper presents a time-domain synthesis method for determining the topological structure and component parameters of breaking-capacity testing circuits according to TRV requirements specified by IEC standards.Some breaking capacity testing-circuits commonly used in high power laboratories are gained with this technique.